



IMT Atlantique
Bretagne-Pays de la Loire
École Mines-Télécom


Bitcoin Blockchain as a Shared Register

E. Anceaume ¹, **R. Ludinard** ²,
M. Potop-Butucaru ³, F. Tronel ⁴


¹CNRS / IRISA, ²IMT Atlantique / IRISA,
³UMPC / LIP6, ⁴CentraleSupélec / IRISA

October 16, 2017


Blockchains : How it works ?



Blockchains : How it works ?



Blockchains : How it works ?




Block !


BITCOIN SHARED DISTRIBUTED REGISTER
Anceaume, Ludinard, Potop-Butucaru, Tronel

October 16, 2017


Blockchains : How it works ?



Blockchains : How it works ?



Conflict : Transient inconsistencies



F
Block !

Conflict : Transient inconsistencies

(B_7, G)		(B'_7, C)	(B'_7, C)			(B_7, G)
(B_6, A)	(B'_6, F)	(B'_6, F)	(B'_6, F)	(B_6, A)	(B'_6, F)	(B_6, A)
(B_5, E)	(B_5, E)	(B_5, E)	(B_5, E)	(B_5, E)	(B_5, E)	(B_5, E)
(B_4, A)	(B_4, A)	(B_4, A)	(B_4, A)	(B_4, A)	(B_4, A)	(B_4, A)
(B_3, C)	(B_3, C)	(B_3, C)	(B_3, C)	(B_3, C)	(B_3, C)	(B_3, C)
(B_2, E)	(B_2, E)	(B_2, E)	(B_2, E)	(B_2, E)	(B_2, E)	(B_2, E)
(B_1, B)	(B_1, B)	(B_1, B)	(B_1, B)	(B_1, B)	(B_1, B)	(B_1, B)
(B_0, \perp)	(B_0, \perp)	(B_0, \perp)	(B_0, \perp)	(B_0, \perp)	(B_0, \perp)	(B_0, \perp)



A



B



C

Block !



D



E




F



G
Block !

Conflict : Transient inconsistencies



Goal : a Distributed Shared Register



A



B



C



D



E



F



G

Goal : a Distributed Shared Register



A



B



C



D



E




F




G

Goal : a Distributed Shared Register



Goal : a Distributed Shared Register



A



B



C



D



E



F



G

Goal : a Distributed Shared Register

(B_0, \perp) (B_1, B) (B_2, E) (B_3, C) (B_4, A) (B_5, E)



A



B



C



D



E




F




G

Goal : a Distributed Shared Register



Goal : a Distributed Shared Register



Liveness : Any read / write operation terminates

1. Safe register **Safety** :

$$\text{read}() = \begin{cases} \text{last written value,} \\ \text{any value of the register domain if concurrent write} \end{cases}$$

2. Regular register **Safety** :

$$\text{read}() = v \begin{cases} \text{last written value,} \\ \text{value written by a concurrent write} \end{cases}$$

3. Atomic register **Safety** :

(Regular register safety) + (no old / new inversions)

Liveness : Any read / write operation terminates

1. Eventual Safe Register **Safety** : $\exists \tau > t_w$, for any read operation invoked after τ , we have

$$\text{read}() = \begin{cases} \text{last written value,} \\ \text{any value of the register domain if concurrent write} \end{cases}$$

2. Eventual Regular Register **Safety** : $\exists \tau > t_w$, for any read operation invoked after τ , we have

$$\text{read}() = v \begin{cases} \text{last written value,} \\ \text{value written by a concurrent write} \end{cases}$$

Distributed Ledger Registers

- ▶ write operations are constrained by ledger state
- ▶ Prefix of write history converges while no guarantees are provided on recent ones

- ▶ write operations are constrained by ledger state
- ▶ Prefix of write history converges while no guarantees are provided on recent ones

Definition

$\text{write}(\mathcal{B})$ operation is *k-valid* at time $t_w > 0$ **if and only if** there exists an integer $k > 0$ such that for any time $t_r > t_w$ a read invocation at time t_r returns \mathcal{B}' such that :

- ▶ \mathcal{B} is a prefix of \mathcal{B}'
- ▶ $\text{length}(\mathcal{B}') \geq \text{length}(\mathcal{B}) + k.$

Liveness : Any `read` / `write` operation terminates

k-consistency Any `read` returns \mathcal{B} whose prefix \mathcal{B}' is the value of the register written by the last k -valid `write` operation.

Theorem

*Such a register satisfies the **regular** register semantic.*

Theorem

*Such a register does not satisfy the **atomic** register semantic.*